Now showing items 1-1 of 1

    • Design of row decoder for redundant memory cell (SRAM) 

      Mishra, Ashwini Kumar (Dhirubhai Ambani Institute of Information and Communication Technology, 2010)
      In the modern technology, the error occurring in memory circuits has increased and the yield of manufacturing has reduced. In order to solve these problems, this thesis proposed a redundancy circuit for faulty row in memory ...