Now showing items 1-1 of 1

    • Design of frequency synthesizable delay locked loop 

      Shah, Hardik K. (Dhirubhai Ambani Institute of Information and Communication Technology, 2004)
      As the speed performance of VLSI systems increases rapidly, more emphasis is placed on suppressing skew and jitter in the clocks. Phase-locked loops (PLLs) and delay-locked loops (DLLs) have been typically employed in ...