Now showing items 1-1 of 1

    • CTS and CCOpt metodology's to achieve low skew-low power clock. 

      Sreekanth, M. (Dhirubhai Ambani Institute of Information and Communication Technology, 2013)
      In synchronous VLSI chips, clock distribution network plays an important role. The quality of clock network mainly effects the performance of the chip, because the speed of data transfer depends on clock signal. Achieving ...