Now showing items 1-1 of 1

    • Design of leaf cell layouts for memory compiler 

      Nagaich, Esha (Dhirubhai Ambani Institute of Information and Communication Technology, 2019)
      Digital layouts are designed in such a way that it should have minimum area and hence lesser delay.On the contrary analog layouts are made using best matching technique so as to provide same environment to each transistors.In ...