Browsing by Subject "Redundancy techniques"
Now showing items 1-1 of 1
Column decoder for memory redundant cell array (Dhirubhai Ambani Institute of Information and Communication Technology, 2010)As the semiconductor technology advances, the yield of memory chip is reducing. The cause of yield degradation is errors in manufacturing process associated with tight geometries. The thesis work proposes a redundancy ...