Now showing items 1-1 of 1

    • Full chip interface timing, pipeline planning and rapid floorplanning 

      Somaiya, Isha Nalinbhai (Dhirubhai Ambani Institute of Information and Communication Technology, 2019)
      This report gives some glance on VLSI design flow and mainly deals with Physical Design of the chip. This is a very important step of the flow because it decides the shape and size of the chip. This step ensures that the ...