| dc.contributor.advisor | Parikh, Chetan D. | |
| dc.contributor.author | Bapodra, Dhairya B. | |
| dc.date.accessioned | 2017-06-10T14:37:48Z | |
| dc.date.available | 2017-06-10T14:37:48Z | |
| dc.date.issued | 2009 | |
| dc.identifier.citation | Bapodra, Dhairya B. (2009). 10-bit high speed high SFDR current steering DAC. Dhirubhai Ambani Institute of Information and Communication Technology, ix, 38 p. (Acc.No: T00204) | |
| dc.identifier.uri | http://drsr.daiict.ac.in/handle/123456789/241 | |
| dc.description.abstract | The Thesis presents an attempt to design a 10-bit High Speed High SFDR Current Steering DAC with a simple and different approach. Most of earlier approaches contain complex design and bulky unary portion. Here an approach tried that uses sub-segmentation of unary part. By using sub-segmentation of unary part, reduction in complex decoder block can be introduced. The issue of synchronization is tackle by a latch that is previously proposed for tackling very high frequency. Here by segmentation of unary part area as well as complexity is reduced for decoder. And the sentence that is always true “Simpler Designs are faster”. And reduction in complexity leads to reduction in error sources. | |
| dc.publisher | Dhirubhai Ambani Institute of Information and Communication Technology | |
| dc.subject | Digital-to-analog converters | |
| dc.subject | Design and construction | |
| dc.subject | Electronic circuit design | |
| dc.subject | Oscillators | |
| dc.classification.ddc | 621.39814 BAP | |
| dc.title | 10-bit high speed high SFDR current steering DAC | |
| dc.type | Dissertation | |
| dc.degree | M. Tech | |
| dc.student.id | 200711011 | |
| dc.accession.number | T00204 | |
