Search
Now showing items 1-2 of 2
Study of the effectiveness of various low power techniques on sequential and combinational gate dominated designs
(Dhirubhai Ambani Institute of Information and Communication Technology, 2012)
In last decade, the technological advancement is seen in semiconductor field like never
before. The need for low power has caused a major paradigm shift where power dissipation
has become as important consideration as ...
Designing of an efficient power clock generation circuit for complementary pass-transistor adiabatic logic carry save multiplier
(Dhirubhai Ambani Institute of Information and Communication Technology, 2008)
This thesis presents a novel four-phase power clock generator for low power adiabatic logic without using inductors. The power clock generator is designed using current mirror arrangement of PMOS and NMOS transistors. ...