Show simple item record

dc.contributor.advisorAgrawal, Yash
dc.contributor.authorMisra, Ajita
dc.date.accessioned2020-09-22T19:44:55Z
dc.date.available2023-02-16T19:44:55Z
dc.date.issued2020
dc.identifier.citationMisra, Ajita (2020). Analysis of on-chip interconnects using prospective neural network techniques. Dhirubhai Ambani Institute of Information and Communication Technology. x, 68 p. (Acc.No: T00867)
dc.identifier.urihttp://drsr.daiict.ac.in//handle/123456789/945
dc.description.abstractWith the advancement in technology the number of transistors being fabricated on a single integrated chips (IC) increase manifold as stated in Moore’s law. Due to this increase in the transistors and thereby shrinking of the devices one of the major problematic areas for designers are interconnects which are responsible for the connection of the devices with each other and to power supply and ground. Thus analysis of on-chip interconnect is a necessary for designing a circuit. The mathematical representation of interconnect using finite difference time domain (FDTD) methodology with CMOS receiver is proposed in this research. The model used for the purpose is a driver-interconnect-load (DIL) model. In order to analyze and further design interconnect circuits, neural network techniques has been employed. Levenberg-Marquardt (LM) algorithm is used for implementing back-propagation in neural network (NN) design. NN based models have been extensively explored for classification, pattern recognition applications, image-speech processing, system and control identification, medical diagnosis, finance, etc. However, this has been very limitedly explored and adopted for optimization, designing and performance evaluation of VLSI circuits and systems. The optimization and designing of billions of transistors is a time consuming task. The NN based model efficiently automates the complete process. The dataset for training the network has been created using HSPICE . The accuracy of the proposed NN based model is assessed using regression, mean square error and error histogram. Further graphene materials such as multilayer graphene nanoribbon (MLGNR) has been explored as an alternative material for the DIL system. Its application is also validated in ring oscillator thereby proving a superiority over the traditional materials for interconnect system.
dc.subjectmultilayer graphene nanoribbon (MLGNR)
dc.subjectvariabilty analysis
dc.subjectFinite difference time domain (FDTD)
dc.subjectneural network (NN)
dc.subjectOn-chip interconnects
dc.classification.ddc006.32 MIS
dc.titleAnalysis of on-chip interconnects using prospective neural network techniques
dc.typeDissertation
dc.degreeM. Tech
dc.student.id201811038
dc.accession.numberT00867


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record