Browsing by Subject Synthesis
Showing results 1 to 1 of 1
Preview | Issue Date | Title | Author(s) |
---|---|---|---|
2021 | Implementation of ALU using RTL to GDSII flow and on NEXYS 4 DDR FPGA board | Parekh, Rutu; Agrawal, Yash; Kachhadiya, Radhika J. |