Please use this identifier to cite or link to this item:
http://drsr.daiict.ac.in//handle/123456789/305
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Sen, Subhajit | |
dc.contributor.author | Singh, Harsh Verdhan | |
dc.date.accessioned | 2017-06-10T14:38:31Z | |
dc.date.available | 2017-06-10T14:38:31Z | |
dc.date.issued | 2010 | |
dc.identifier.citation | Singh, Harsh Verdhan (2010). Adaptive analog line driver using digital tuning. Dhirubhai Ambani Institute of Information and Communication Technology, x, 54 p. (Acc.No: T00268) | |
dc.identifier.uri | http://drsr.daiict.ac.in/handle/123456789/305 | |
dc.description.abstract | Transmission lines are widely used for transmitting electrical signals. A line driver is a part of the analog front-end transmitter for wired line communication. It is a voltage buffer that provides the necessary output current to drive the small load impedance of a terminated transmission line. The adaptive line driver must adapt to the load impedance of a terminated transmission line for minimizing reflections. The main requirements of an adaptive line driver are good matching to the input impedance of the transmission line over process variations, high output swing, unity gain. Existing adaptive line drivers use analog tuning methods for adapting to the load impedance. This thesis proposes a new technique for tuning output impedance of the line driver. A digital tuning method is used to correct the output impedance of the line driver to match with the input impedance of the transmission line. The aim of using the digital tuning method is to achieve better tuning range over existing analog tuning methods. The tuning scheme uses a comparator followed by counter and current DAC(digital- to-analog converter). A comparator is used for comparing input and output signal of line driver and generates control signal which is applied to a counter that controls the current DAC. This feedback loop ensures unity gain between the input and out- put voltages and thereby ensures tuning of the output impedance of the line driver. The analog line driver is implemented in GPDK-180nm technology and simulated in Cadence Virtuoso Environment. | |
dc.publisher | Dhirubhai Ambani Institute of Information and Communication Technology | |
dc.subject | Electronic circuit design | |
dc.subject | Self-tuning controllers | |
dc.subject | Digital-to-analog converter | |
dc.subject | Analog electronic systems | |
dc.subject | Testing | |
dc.subject | Analogue Front-End Architecture | |
dc.subject | Data transmission systems | |
dc.subject | Analog design | |
dc.subject | CMOS line driver | |
dc.subject | High speed amplifier | |
dc.subject | Adaptive line termination | |
dc.subject | Online tuning | |
dc.subject | Large-Scale Nonlinear Optimization | |
dc.classification.ddc | 621.38153 SIN | |
dc.title | Adaptive analog line driver using digital tuning | |
dc.type | Dissertation | |
dc.degree | M. Tech | |
dc.student.id | 200811035 | |
dc.accession.number | T00268 | |
Appears in Collections: | M Tech Dissertations |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
200811035.pdf Restricted Access | 1.52 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.