Please use this identifier to cite or link to this item:
http://drsr.daiict.ac.in//handle/123456789/399
Title: | FPGA implementation of environment/noise classification using neural networks |
Authors: | Zaveri, Mazad S Ambasana, Nikita B. |
Keywords: | FPGA Field Programmable Gate Array Neural networks |
Issue Date: | 2012 |
Publisher: | Dhirubhai Ambani Institute of Information and Communication Technology |
Citation: | Ambasana, Nikita B. (2012). FPGA implementation of environment/noise classification using neural networks. Dhirubhai Ambani Institute of Information and Communication Technology, ix, 42 p. (Acc.No: T00362) |
Abstract: | The purpose of this thesis is to give an insight into the implementation of a system of neural networks, for the tasks of Noise/Environment Modeling, Feature Extraction and Classification of Noise/Environment, on a Field Programmable Gate Array (FPGA). A methodology for creating baseline architecture for a new system of neural networks has been followed, to give worst case estimates. After necessary analysis an estimate of hardware utilization, within a specific FPGA (XC3S250E Spartan 3E Device) and the Time for Computation, for each of the machines used, is given. It also summarizes the Performance-Price Ratio in terms of Time of Computation and Hardware for Logic simplementation, for different degrees of parallelism in the system. |
URI: | http://drsr.daiict.ac.in/handle/123456789/399 |
Appears in Collections: | M Tech Dissertations |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
201011031.pdf Restricted Access | 5.07 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.