Request a document copy: Designing of an efficient power clock generation circuit for complementary pass-transistor adiabatic logic carry save multiplier

all files (of this document) in restricted access
the file(s) you requested
Cancel