PhD Theses

Permanent URI for this collectionhttp://drsr.daiict.ac.in/handle/123456789/2

Browse

Filters

2008 - 200912010 - 20191

Settings

Subject: search.filters.subject.Computer architecture

Search Results

Now showing 1 - 2 of 2
  • Thumbnail Image
    ItemOpen Access
    Investigating into a light-weight reconfigurable VLSI architecture for biomedical signal processing applications
    (Dhirubhai Ambani Institute of Information and Communication Technology, 2019) Jain, Nupur; Mishra, Biswajit
    The Body Sensor Network systems consist of signal acquisition and processing blocks along with Power Management Unit and radio transmission capabilities. The high power consumption of the radio transmission is often eliminated by adopting the on-node processing through signal processing platform with increased computation ability. Dedicated hardware accelerators optimized for operations predominantly seen in biomedical signal processing algorithms are oftenused in tandem with a microprocessor for this purpose. However, they do not support further algorithm improvements and optimizations owing to their dedicated nature. The benefits of configurability can be found in reconfigurable architectures at the cost of reconfiguration overheads. The shift-accumulate architecture developed in this thesis leverage the regularity in dominant functions in biomedical signal processing and thereby yields gate count advantages. The configurable datapath of the architecture renders multiple DSP operation emulation by means of mapping methodologies developed for efficient realization in terms of hardware utilization and memory accesses. The architecture exhibits various topologies which further supports efficient function realization. The configuration scheme of the architecture is developed which effectively consist of control word and tightly coupled data memory. The architecture is realized on a Filed Programmable Gate Array (FPGA) platform demonstrating the target function emulation and hardware results are compared with ideal outcomes. The Video Graphics Array (VGA) and Universal Asynchronous Receiver Transmitter (UART) interface controllers are developed in this work for error quantification and analysis. The architecture contains a 6 6 array of functional units having shift-accumulate as its underlying operation and has gate count of 25k and 46.9 MHz operating frequency while emulating 36-tap FIR, CORDIC, DCT, DWT, moving average, squaring and differentiation functions. Generally, biomedical signal processing functions include multiple stages consisting of noise removal, feature detection and extraction etc. The on-the-fly reconfigurability is incorporated into the architecture that leverage the low input datarates of biosignals. The architecture reconfigures dynamically while realizing different functions of the signal chain. The memory adapts to the incoming target function and supports 7 functions in its present structure. However, the architecture and memory remains scalable. Pan-Tompkins Algorithm based QRS detection realization is demonstrated on the architecture using the reconfigurability. This work offers 4 reduced area and 2.3 increase in performance with respect to the existing contemporary literatures.
  • Thumbnail Image
    ItemOpen Access
    Event-driven service-oriented architecture for dynamic composition of Web services
    (Dhirubhai Ambani Institute of Information and Communication Technology, 2008) Laliwala, Zakir; Chaudhary, Sanjay
    The Business process contains a set of services to fulfill its goal. The Service is a software component to perform a specific activity of a business process. The Business processes are event-driven and change frequently during the life cycle of a process. The state of services should be managed for proper integration during the execution of a business process. Core Web services standards are stateless and do not support event and notification. In today’s dynamic environment, changes in business process requirements, terminologies, technologies and policies need to be reflected in the software systems. To provide seamless interoperable integration, automation, execution monitoring, state and notification management of a dynamic business process, scalable software architecture is required. This thesis proposes event-driven service-oriented architecture by converging the Web services, Semantic web, and grid computing; to model, compose, deploy and execute event driven dynamic business process. Web service provides loosely coupled integration of information and services for orchestration of a business process. Semantic provides interoperable integration, automated orchestration, negotiation, content based service selection and composition of a business process. Grid business process supports state, notification, service grouping, and policy. Grid provides required middleware support for the execution of a stateful and event-driven dynamic grid business process. We propose event calculus based formal approach for event-driven modeling and rules based approach for dynamic composition. As for the proof-of-concept, agro-produce marketing process is considered. Research experiments are performed using existing open standards, specifications, and tools to realize event-driven service-oriented architecture and its life cycle.