Now showing items 1-1 of 1

    • Area efficient and high performance approximate multiplier design 

      Lad, Pinal Bharatbhai (Dhirubhai Ambani Institute of Information and Communication Technology, 2019)
      FPGA can provide an efficient way of approximation due to their reprogrammable structure in contrast to ASIC based approximations. The work presents an optimized approximation methodology for multiplier design which utilizes ...