Search
Now showing items 1-2 of 2
Self-calibrating technique for digital-to-analog converter in successive approximation register analog-to-digital converter
(Dhirubhai Ambani Institute of Information and Communication Technology, 2009)
Successive Approximation Register (SAR) analog to digital converter resolution is limited mainly by the capacitor ratio error; comparator offset voltage and capacitor voltage dependence error. A SAR ADC resolution is limited ...
10-bit high speed high SFDR current steering DAC
(Dhirubhai Ambani Institute of Information and Communication Technology, 2009)
The Thesis presents an attempt to design a 10-bit High Speed High SFDR Current Steering DAC with a simple and different approach. Most of earlier approaches contain complex design and bulky unary portion. Here an approach ...