• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Discover

    AuthorKriti (1)Ravali, K. V. N. N. (1)Subject
    Cadence tool (2)
    Instruction Set Architecture (1)Micro processor (1)Power reduction (1)Superscalar Processor (1)... View MoreDate Issued
    2018 (2)
    Has File(s)Yes (2)

    Search

    Show Advanced FiltersHide Advanced Filters

    Filters

    Use filters to refine the search results.

    Now showing items 1-2 of 2

    • Sort Options:
    • Relevance
    • Title Asc
    • Title Desc
    • Issue Date Asc
    • Issue Date Desc
    • Results Per Page:
    • 5
    • 10
    • 20
    • 40
    • 60
    • 80
    • 100
    Thumbnail

    Design and implementation of a low power superscalar processor 

    Ravali, K. V. N. N. (Dhirubhai Ambani Institute of Information and Communication Technology, 2018)
    Designed and Implemented a Superscalar processor, where it fetches and issues two instructions simultaneously and it has 6 stages. Initially, concentrated on designing the architecture to make the processor executing ...
    Thumbnail

    Design and implementation of low power superscalar processor 

    Kriti (Dhirubhai Ambani Institute of Information and Communication Technology, 2018)
    The processor architecture designed here is a modest step forward towards the designing of a power optimized superscalar processor. The heavy popularity of data intensive applications nowadays is demanding for high performance ...

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV