• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    Design of low power and high speed comparator with DG-MOSFET

    Thumbnail
    View/Open
    201011012.pdf (4.245Mb)
    Date
    2012
    Author
    Bhumireddy, Venkata Ratnam
    Metadata
    Show full item record
    Abstract
    This thesis is about design of low power and high speed comparator with Double Gate- Metal Oxide Semiconductor Field Effect Transistor (DG-MOSFET) in 32 nm technology node. Low power is the requirement in implanted biomedical devices which consists of data converters. Low power and high speed is the important parameter in signal processing which consists of data converters. Hence power and speed became a critical parameter to optimize in data converters and memory applications to increase the battery life by reducing its energy consumption. Here, this dissertation describes a dynamic comparator which can be operated with a clock frequency of 3.5 GHz. It takes delay of 35.12 ps, an average power of 6.19 W in reset phase and 8.16 W in comparison phase at a clock frequency of 1 GHz. The external positive feedback uses the multi-vt property of DG-MOSFET that is the dependence of rst gate voltage on second gate bias voltage, to reduce the regeneration time.
    URI
    http://drsr.daiict.ac.in/handle/123456789/385
    Collections
    • M Tech Dissertations [923]

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV