• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    Design of 16-bit 1MSamples/s differential SAR analog to digital converter

    Thumbnail
    View/Open
    201411010.pdf (889.8Kb)
    Date
    2016
    Author
    Nale, Rahul
    Metadata
    Show full item record
    Abstract
    This work focusses on design of 16-bit, 1MSamples/s differential SAR ADC converter.We have applied split ADC architecture to SAR converter. The design canbe broadly classified in two parts viz. design of ideal A/D converter using VerilogAand design and simulation of non ideal A/D converter using Matlab. Allthe design parameters are taken according to 180nm process. The ideal VerilogAmodel serves as template for developing non ideal A/D converter. This workinvolves development of self calibrating error correction algorithm for capacitormismatches and the system noise. The whole system is simulated behaviourallyusing Matlab and tested for the performance metrics like INL and DNL. The selfcalibrating error correction algorithm shows significant improvement in speed ofconvergence and the accuracy. Even after introducing 10 times more than typicalcapacitor mismatches, it could successfully draw the INL and DNL within 0.5LSB and shows significant improvement in frequency responce.
    URI
    http://drsr.daiict.ac.in/handle/123456789/600
    Collections
    • M Tech Dissertations [923]

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV