• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    Design and analysis of ultra wideband low noise amplifier

    Thumbnail
    View/Open
    201611059 (1.463Mb)
    Date
    2018
    Author
    Dhami, Aarushi
    Metadata
    Show full item record
    Abstract
    With the advent of wireless technology, ultra wide band systems due to their fast data rate transmission have gained momentum. One of the basic building blocks of the receiver - Low Noise Amplifier (LNA) has seen various design transformations. Initially, low noise amplifiers were designed for narrowband applications. However, their operation was limited. With more applications of wireless technology increasing day by day, there is a need to develop systems that can handle wide frequency ranges. Designing low noise amplifier for wideband application is a challenging task. The main objective is to achieve as low noise figure as possible and maintain a constant gain over the frequencies of interest. First and foremost task is to decide on the transistor technology to be employed. With the various technologies available, MOSFET is chosen for this work due to its various benefits and simplicity in the structure. In this work, a LNA has been first designed for a single frequency, 2.4 GHz. The work is then extended for 3-5 GHz range. A 2 stage amplifier is implemented with a reactive input matching network. The first stage is a cascode stage with the source of first MOSFET degenerated using an inductor. This is followed by a single CS stage which is also responsible for wideband output matching. The work then proceeds to the designing of amplifier for 3-10 GHz range. The implemented design is a 3 stage amplifier. The topology uses the concept of mutual inductance between the inductors. All the circuits are designed and simulated in Advanced Design System (ADS). Also, the technology used here is 0.18mm CMOS.
    URI
    http://drsr.daiict.ac.in//handle/123456789/775
    Collections
    • M Tech Dissertations [820]

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV