Please use this identifier to cite or link to this item: http://drsr.daiict.ac.in//handle/123456789/706
Title: Digital implementation of orthogonal frequency division multiplexing
Authors: Pillutla, Laxminarayana
Bhatt, Amit
Bhanushali, Artiben
Keywords: Wireless Channels
Bandwidth
OFDM
Orthogonal Frequency Division Multiplexing
MATLAB
Issue Date: 2017
Publisher: Dhirubhai Ambani Institute of Information and Communication Technology
Citation: Artiben Bhanushali(2017).Digital Implementation of Orthogonal Frequency Division Multiplexing.Dhirubhai Ambani Institute of Information and Communication Technology.x, 44 p.(Acc.No: T00674)
Abstract: "OFDM (Orthogonal Frequency Division Multiplexing) is the most important part of 4G and 5G technology which is adopted by many standards because of its various advantages. In this thesis, firstly prototype of OFDM system is designed according to 802.11a standard in MATLAB to check its performance and then to implement the same in Verilog using Xilinx ISE 14.4 design suite. FFT (Fast Fourier Transform) and IFFT (Inverse Fast Fourier Transform) are the most complex part of the design which are implemented using radix-2 algorithm. For channel estimation, scattered pilot arrangement is used to insert pilots at regular period in OFDM frame. At receiver side, least-square estimation is used to estimate the channel’s impulse response at known pilot tones. The system analysis is done using MATLAB-Verilog co-simulation in which Verilog transmitter and receiver are connected with MATLAB channel using testbench to generate the text files. This files are used as connecting platform between MATLAB and Xilinx. Performance of channel estimation at different number of multipath is observed which shows that the combination of time interpolation followed by frequency interpolation performs better over only frequency interpolation. In later part, BER (bit error rate) vs. SNR (signal to noise ratio) is analyzed for different number of multipath. From graphs, it is clearly denoted that, BER performance improves with respect to increase in SNR. Finally, fixed point and floating point comparison is carried out which depicts that fixed point system implemented in Verilog performs almost similar to the floating point implementation done in MATLAB."
URI: http://drsr.daiict.ac.in//handle/123456789/706
Appears in Collections:M Tech Dissertations

Files in This Item:
File Description SizeFormat 
201511037.pdf
  Restricted Access
2015110371.55 MBAdobe PDFThumbnail
View/Open Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.