• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    Digital implementation of orthogonal frequency division multiplexing

    Thumbnail
    View/Open
    201511037 (1.513Mb)
    Date
    2017
    Author
    Bhanushali, Artiben
    Metadata
    Show full item record
    Abstract
    "OFDM (Orthogonal Frequency Division Multiplexing) is the most important part of 4G and 5G technology which is adopted by many standards because of its various advantages. In this thesis, firstly prototype of OFDM system is designed according to 802.11a standard in MATLAB to check its performance and then to implement the same in Verilog using Xilinx ISE 14.4 design suite. FFT (Fast Fourier Transform) and IFFT (Inverse Fast Fourier Transform) are the most complex part of the design which are implemented using radix-2 algorithm. For channel estimation, scattered pilot arrangement is used to insert pilots at regular period in OFDM frame. At receiver side, least-square estimation is used to estimate the channel’s impulse response at known pilot tones. The system analysis is done using MATLAB-Verilog co-simulation in which Verilog transmitter and receiver are connected with MATLAB channel using testbench to generate the text files. This files are used as connecting platform between MATLAB and Xilinx. Performance of channel estimation at different number of multipath is observed which shows that the combination of time interpolation followed by frequency interpolation performs better over only frequency interpolation. In later part, BER (bit error rate) vs. SNR (signal to noise ratio) is analyzed for different number of multipath. From graphs, it is clearly denoted that, BER performance improves with respect to increase in SNR. Finally, fixed point and floating point comparison is carried out which depicts that fixed point system implemented in Verilog performs almost similar to the floating point implementation done in MATLAB."
    URI
    http://drsr.daiict.ac.in//handle/123456789/706
    Collections
    • M Tech Dissertations [923]

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV