• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    Low power and high speed sample and hold circuit

    Thumbnail
    View/Open
    200411037.pdf (600.9Kb)
    Date
    2006
    Author
    Trivedi, Ronak
    Metadata
    Show full item record
    Abstract
    In this thesis work the design of a high speed and low power CMOS sample and hold circuit as a front-end block of pipelined analog-to-digital converter is described. The circuit consists of bottom-plate sampling with differential architecture of Operational Transconductance Amplifier. The sample-and-hold circuit has been laid out in 0.18 µm CMOS technology and simulated using MOSIS CMOS BSIM3v3.1 SPICE parameters. The measurement result shows that the SFDR of 65 dB is achieved up to the sampling frequency of 100 MSPS for input signal amplitude of 1.2 Vpp. The sample-and-hold circuit consumes 4.7 mW from a 1.8 volt supply.
    URI
    http://drsr.daiict.ac.in/handle/123456789/135
    Collections
    • M Tech Dissertations [923]

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV