• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    Design of low-voltage, low-power, wide-band CMOS LC VCO using active inductors

    Thumbnail
    View/Open
    200611012.pdf (709.6Kb)
    Date
    2008
    Author
    Sesha Sai, Aduru Venkata Raghava
    Metadata
    Show full item record
    Abstract
    In this thesis the design of low-voltage, low-power, wide-band CMOS LC VCO using active inductor has been proposed. The oscillator is based upon the classic LC-tuned negative-resistance topology, with a novel active inductor using a low-voltage gyrator topology with a feedback resistance, where feedback resistance is realized by a NMOS operating in triode region whose bias voltage tunes the inductance of the active inductor and hence the frequency of VCO. The simulation results shows that this VCO operates in a 1.19 GHz to 2.49 GHz , while consuming 1.09 mW from a 1.2V power supply. The VCO’s phase noise level is -86.9 dBc/Hz at 1 MHz offset from a 1.55 GHz carrier. The deviation of the phase noise is 11.5 dBc/Hz during this tuning range. All the circuit simulations of VCO were simulated in SpectreRF using TSMC 0.18μm CMOS technology.
    URI
    http://drsr.daiict.ac.in/handle/123456789/191
    Collections
    • M Tech Dissertations [923]

    Related items

    Showing items related by title, author, creator and subject.

    • Built-in self test architecture for mixed signal systems 

      Jain, Mahavir Rajmal (Dhirubhai Ambani Institute of Information and Communication Technology, 2009)
      Built-in self test architecture or BIST as we call them, are the necessity of time since the shrinking sizes of component on-chip with advance in IC technology are making it BIST artistries are being rapidly developed and ...
    • Investigation of low power design of left-right leap frog array multiplier 

      Sankar, K. Ravi (Dhirubhai Ambani Institute of Information and Communication Technology, 2007)
      This thesis addresses the Low Power design of 12 bit LRLFAM at the Layout, circuit and logic levels. A new Low power Booth-Recoder (BR), and Multiplexer based partial product generated are designed using pass-Transistor ...
    • Path planning of data mule using responsible short circuit with steiner points 

      Vora, Ankitkumar (Dhirubhai Ambani Institute of Information and Communication Technology, 2015)
      We have studied the problem of data aggregation method in wireless sensor network using the data mule. In data mule approach, Data mule is the mobile entity which can collect the data from stationary sensor node in the ...

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV