Path planning of data mule using responsible short circuit with steiner points
Abstract
We have studied the problem of data aggregation method in wireless sensor network
using the data mule. In data mule approach, Data mule is the mobile entity
which can collect the data from stationary sensor node in the network. Data mule
approach significantly improves the network lifetime. Network lifetime is main
concern while designing the application of sensor network because most of the
time sensor nodes die due to power discharge. On the other hand Data mule approach
increases the data latency compared to other existing methods. There is a
trade-off between network lifetime and data latency. Data latency of the data mule
can be minimized using the proper motion planning of the data mule. As part of
the motion planning we have studied the path selection problem for data mule
using the Responsible short circuit algorithm. Responsible short circuit algorithm
finds the equivalent responsible edge for two or more consecutive edges of that
path. Using the Steiner node placement at the overlap region of sensor node’s
communication can further improve the path for the data mule. We have combined
the Responsible short circuit algorithm with Steiner node placement and
tested using the simulation on java technology. This combination significantly
improves the path length compared to existing approaches. We have tested the
Responsible short circuit without Steiner node algorithm and Responsible short
circuit with Steiner node algorithm for Uniform node deployment as well as the
Cluster node deployment. We also have thought about the hybrid approach of
Clustering and data mule approach which can improve the path selected for data
mule.
Collections
- M Tech Dissertations [923]
Related items
Showing items related by title, author, creator and subject.
-
Design of low-voltage, low-power, wide-band CMOS LC VCO using active inductors
Sesha Sai, Aduru Venkata Raghava (Dhirubhai Ambani Institute of Information and Communication Technology, 2008)In this thesis the design of low-voltage, low-power, wide-band CMOS LC VCO using active inductor has been proposed. The oscillator is based upon the classic LC-tuned negative-resistance topology, with a novel active inductor ... -
Built-in self test architecture for mixed signal systems
Jain, Mahavir Rajmal (Dhirubhai Ambani Institute of Information and Communication Technology, 2009)Built-in self test architecture or BIST as we call them, are the necessity of time since the shrinking sizes of component on-chip with advance in IC technology are making it BIST artistries are being rapidly developed and ... -
Investigation of low power design of left-right leap frog array multiplier
Sankar, K. Ravi (Dhirubhai Ambani Institute of Information and Communication Technology, 2007)This thesis addresses the Low Power design of 12 bit LRLFAM at the Layout, circuit and logic levels. A new Low power Booth-Recoder (BR), and Multiplexer based partial product generated are designed using pass-Transistor ...