Design of the analog front end circuit for X-ray detectors
Abstract
The Thesis presents a novel idea to efficiently read out the value corresponding to incident X-Ray, from X-Ray sensor. A system level solution has been proposed which is unique in itself in terms of approach. A simple design of analog front end circuit for 64 channels, consisting of Charge Sensitive Preamplifier (CSP), Pulse Shaping Amplifier (PSA), Peak Detector, subtractor, Mux and ADC has been proposed. In CSP, Transmission Gate (TG) has been used, in parallel with integrating capacitor, where the NMOS is operating in weak inversion, when TG is supposed to be off. It fulfils the requirements like posing very high ac resistance, providing alternative path for DC leakage current signal, discharging integrating capacitor quickly etc. An amplifier cum level shifter has been used to match the output DC level of CSP with input DC level of PSA. PSA has been implemented as a 4th order Bessel-Butterworth low pass filter, which provides good step response, and hence output is obtained with negligible peaking. High pass filter hasn’t been used to avoid low frequency signal loss. A subtractor has been proposed after the peak detector, which is taking care of offset voltages and low frequency noise. This system till the output of shaper is providing a resolution of 1.7% against the specification of 3%.
Collections
- M Tech Dissertations [923]
Related items
Showing items related by title, author, creator and subject.
-
Design of low-voltage, low-power, wide-band CMOS LC VCO using active inductors
Sesha Sai, Aduru Venkata Raghava (Dhirubhai Ambani Institute of Information and Communication Technology, 2008)In this thesis the design of low-voltage, low-power, wide-band CMOS LC VCO using active inductor has been proposed. The oscillator is based upon the classic LC-tuned negative-resistance topology, with a novel active inductor ... -
Investigation of low power design of left-right leap frog array multiplier
Sankar, K. Ravi (Dhirubhai Ambani Institute of Information and Communication Technology, 2007)This thesis addresses the Low Power design of 12 bit LRLFAM at the Layout, circuit and logic levels. A new Low power Booth-Recoder (BR), and Multiplexer based partial product generated are designed using pass-Transistor ... -
Designing of an efficient power clock generation circuit for complementary pass-transistor adiabatic logic carry save multiplier
Ranjith, P (Dhirubhai Ambani Institute of Information and Communication Technology, 2008)This thesis presents a novel four-phase power clock generator for low power adiabatic logic without using inductors. The power clock generator is designed using current mirror arrangement of PMOS and NMOS transistors. ...