• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    HDL based implementation of a node of hierarchical temporal memory.

    Thumbnail
    View/Open
    201111004.pdf (5.040Mb)
    Date
    2013
    Author
    Vyas, Pavan R.
    Metadata
    Show full item record
    Abstract
    The main intention of this thesis is to give the basic information about the implementation of a node of one of the neural network algorithms. The main purpose of this thesis is to design, implement and analyze the node of the HTM (Hierarchical Temporal Memory) algorithm suggested by Jeff Hawkins [1]. In this document, a design implementation of HTM algorithm node based on Verilog hardware description language and MATLAB programming language is given. The node of HTM algorithm is implemented using Xilinx Spartan-3e FPGA (Field Programmable Gate Array) kit. The simulation results obtained with Xilinx ISE (Integrated Software Environment) 10.1 software are also provided.
    URI
    http://drsr.daiict.ac.in/handle/123456789/420
    Collections
    • M Tech Dissertations [923]

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV