Analysis of various DFT techniques in the ASIC designs
Rathod, Gayatri Manohar
MetadataShow full item record
With the increasing demand of mobile communication industry and highly progressive VLSI technology, muti-million gates silicon chips are in the market. And to have fault free, reliable chips, extended facility of testable circuit has to be added into the original design. The design technique which includes the testability logic into the design at the logical synthesis level is known as Design for Test abbreviated as DFT . To achieve better fault coverage, I have chosen full scan chain insertion technique for OR1200 design. OR1200 is a 32-bit microprocessor with 5-stage pipeline . Its RTL code is taken from opencores.org and Cadence RTL Compiler version 11.1 is used for logic synthesis. For testing and verification, Encounter Test Version 11.1 and NCVerilog simulator is used. To improve the testability of the design, Deterministic fault analysis and Random Resistant Fault Analysis techniques are also added to the design. Effects of all hardware DFT techniques are analysed in terms of area, dynamic power dissipation and gate count. Main low power technique i.e. clock gating is also inserted along with DFT to achieve better performance in terms of power dissipation. DFT causes 25% of increase in die area and 12% of increase in dynamic power. This is acceptable as we will get OR1200 design with 99.67% fault coverage area.
- M Tech Dissertations 
Showing items related by title, author, creator and subject.
Design of architecture of artificial neural network : design and construction of a model for creation of an architecture of artificial neural network based on distributed genetic algorithms Rahi, Sajid S. (Dhirubhai Ambani Institute of Information and Communication Technology, 2004)The objective of the work is to design and construct a model for creation of architecture of feed forward artificial neural network. The distributed genetic algorithms are used to design and construct the system. This ...
Ahuja, Priya (Dhirubhai Ambani Institute of Information and Communication Technology, 2019)This thesis, represents a design in which the processor is made to work once or twice on occurrence of external signal, therefore the processor remains idle most of the time. Unlike the processor used in mobile phones, ...
Kiran V, V S S Ravi (Dhirubhai Ambani Institute of Information and Communication Technology, 2013)Lack of communication between frontend and backend designers is the most important issue in today�s ASIC (Application Specific Integrated Circuits) design. The frontend designers lack knowledge about the long wires which ...