• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    Verification of address generation unit and register file of digital signal processor using system verilog

    Thumbnail
    View/Open
    201111020.pdf (1.418Mb)
    Date
    2013
    Author
    Shah, Pratik Y.
    Metadata
    Show full item record
    Abstract
    Verification of the digital systems become important part in the industry. In this thesis I verified two modules of ASIP DSP processor using System Verilog. The Thesis describes the design of Address Generation Unit (AGU) and Register File (RF) of Application Specific Instruction Set DSP and it is separated in two parts. Some theoretical background, description of the different steps for the designing of AGU and its verification plan has been shown in first part of the thesis - in chapter 2 and in chapter 3. Here AGU is designed for generating address for convolution process where circular addressing mode is used. The second part contains Register File theoretical background and its general designing steps, its simulation result and its verification plan in System Verilog. Both AGU and RF which are the DUTs in this thesis, have been implemented in Verilog, and their simulation and verification done in ModelSim® software.
    URI
    http://drsr.daiict.ac.in/handle/123456789/434
    Collections
    • M Tech Dissertations [923]

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV