• Login
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    Interrupt based system-on-chip for IOT application with deterministic response and low power usage

    Thumbnail
    View/Open
    201411020.pdf (1.095Mb)
    Date
    2016
    Author
    Jain, Shweta
    Metadata
    Show full item record
    Abstract
    Internet of Things (IOT) is rapidly evolving which requires a customized processorwith low power and minimum cost to leverage data gathered by sensors andaccordingly give output to the actuators and other physical objects. As today�?AZ� srequirement is real time application the response of system should be deterministicto the actuators. Wishbone bus interconnection has been used to interconnectthe SoC with the input/output ports. SoC is synthesized using 45nm Nangate Open Cell slow library and to make it low power, clock gating, avoidance ofhigher fanout cells and dynamic power optimization has been implemented duringthe synthesis of design SoC. The target frequency of the SoC has been decidedas 100MHz although it is working in range of 50-200 MHz to compensate betweenperformance and power usage.
    URI
    http://drsr.daiict.ac.in/handle/123456789/607
    Collections
    • M Tech Dissertations [923]

    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     


    Resource Centre copyright © 2006-2017 
    Contact Us | Send Feedback
    Theme by 
    Atmire NV