HDL implementation of palm associative memory

Please use this identifier to cite or link to this item: http://drsr.daiict.ac.in//handle/123456789/426

Title:	HDL implementation of palm associative memory
Authors:	Zaveri, Mazad S Kacheria, Rachit M.
Keywords:	Hardware Description Languages HDL HDL Implementation palm associative memory Computer Hardware Description Languages
Issue Date:	2013
Publisher:	Dhirubhai Ambani Institute of Information and Communication Technology
Citation:	Kacheria, Rachit M. (2013). HDL implementation of palm associative memory. Dhirubhai Ambani Institute of Information and Communication Technology, viii, 34 p. (Acc.No: T00389)
Abstract:	The objective of this paper is to implement and analyze the palm associative memory proposed by G. Palm [1]. In this paper, a design implementation of this algorithm, based on Verilog HDL (hardware description language) and MATLAB programming language is proposed. Xilinx Spartan-3e FPGA (Field Programming Gate Array) is required for simulation purpose, which performs arithmetic operations for implementing associative memory. The simulation results will be obtained with Xilinx ISE 10.1 and MATLAB R2010a. The results are analyzed in terms of operating frequency and chip utilization. It also summarizes the Time of Computation and Hardware for Logic implementation for different input vector size in the system.
URI:	http://drsr.daiict.ac.in/handle/123456789/426
Appears in Collections:	M Tech Dissertations

Files in This Item:

File	Description	Size	Format
201111010.pdf Restricted Access		1.45 MB	Adobe PDF	View/Open Request a copy

DSpace JSPUI